Half-WUXGA (0.5 x 1920 x 1200 pixels) frame buffer
MIPI output – 4 lanes, each up to 1.0Gbps.
Support both video and command MIPI input and split into 1 MIPI DSI video output
Support compressed MIPI input as well as compressed MIPI output, allowing reduced bandwidth requirement at both MIPIRX and MIPITX links of SSD2848. 2 types of compression are supported.
SSL segment-based (4 pixels per segment) data compression/decompression with zero software overhead
Qualcomm line-based compression and decompression
Support rotation up to 1280×800 resolution with SSL Compression
Support rotation up to 960×600 resolution without image compression
Support independent bi-directional data transfer (forward link in High Speed and Low Power mode and reverse link in Low Power mode) for each DSI
Support ultra low power mode in idle state for all DSI engines
On-chip PLL with variable output frequency which will allow lower video refresh rate for oxide-TFT panel
Support MIPI (Video+Command) mode
All MIPI packets re-transmission is done automatically once initial setup is performed
Reduce power consumption and decrease EMI by using low amplitude signal over differential pair for serial data.
Built-in high efficiency charge pump to generate 3.3V for VDDRAM
Power supply: (VCORE and AVDD*) 1.2V +/-5%
IO Power supply: (VDDIO and VCI*) 1.8 +/-5%
Support MIPI standard DSI (v1.01.00), DCS (v1.02.00), D-PHY (v1.1)
Operating Temperature : -40 to 125 deg C
Ordering Information
Ordering Part No.
SSD2848QL9
Package
LQFP,128L (Tray)
Ordering Part No.
SSD2848K1R
Package
84 WLCSP (Tape & Reel)
Ordering Part No.
Package
SSD2848QL9
LQFP,128L (Tray)
SSD2848K1R
84 WLCSP (Tape & Reel)
Cookies and Privacy Policy
We use cookies to enhance your experience on our Website. By continuing to use this Website, you agree to the use of these cookies. For more information on how we use cookies, and to learn how you can change your cookie settings, please read our Privacy Policy.
This site is registered on wpml.org as a development site.
